DATAMATH CALCULATOR MUSEUM
|
|
DATAMATH CALCULATOR MUSEUM |
Additional Pictures
| Complete Measurement Cycle of the
TMS3707NC Five Decade Counter in AM Mode. Clock Input @ 320 kHz. Measurement Cycle = 256 ms (top), Display update after Gate Time = 16 ms (bottom).   |
| Complete Measurement Cycle of the
TMS3707NC Five Decade Counter in FM Mode. Clock Input @ 320 kHz. Measurement Cycle = 256 ms (top), Display update after Gate Time = 51.2 ms (bottom).   |
| Complete Measurement Cycle of the
TMS3707NC Five Decade Counter in SW Mode. Clock Input @ 320 kHz. Measurement Cycle = 256 ms (top), Display update after Gate Time = 128 ms (bottom).   |
| Complete Display Scan
Sequence of the TMS3707NC Five Decade Counter. Clock Input @ 320 kHz, Display "98.000". Display Cycle = 17 ms.  |
| Close-up
view of transition between Digit 2 deactivation (8.) and D3 activation
(0). Clock Input @ 320 kHz, Inter-digit Blanking = 0.1 us, Staggered Segment Blanking = 1.0 ms.  |
| Complete Measurement Cycle of the
TMS3707NC Five Decade Counter in AM Mode. Clock Input @ 320 kHz. Measurement Cycle = 256 ms (top), Gate Pulse = 0.1 ms (bottom). (CH 1: Clock Input, CH 2: Gate Output, CH 3: Pulse Input, CH 4: N.C.)   |
| Complete Measurement Cycle of the
TMS3707NC Five Decade Counter in FM Mode. Clock Input @ 320 kHz. Measurement Cycle = 256 ms (top), Gate Pulse = 0.8 ms (bottom). (CH 1: Clock Input, CH 2: Gate Output, CH 3: Pulse Input, CH 4: N.C.)   |
| Complete Measurement Cycle of the
TMS3707NC Five Decade Counter in SW Mode. Clock Input @ 320 kHz. Measurement Cycle = 256 ms (top), Gate Pulse = 0.8 ms (bottom). (CH 1: Clock Input, CH 2: Gate Output, CH 3: Pulse Input, CH 4: N.C.)   |
If you have additions to the above article please email: joerg@datamath.org.
©